Abstract-Correlated double samplers(CDS) are widely used in infrared imaging systems which can suppress 1/f noise effectively. Since the concept was raised, many types of CDS have been constructed whose advantages are different in tradeoff among layout area, speed and power dissipation. This paper presents a method of noise analysis for a CDS that has the function of offset canceling, which starts from the transient noise behavior due to noise models in each clock phase. Then based on the theory of stationary random process, power spectrum density(PSD) of output noise is derived. At last a time domain simulation(TDS) is applied to verify the feasibility of the noise analysis method we proposed, which corresponds well. The proposed method provides a noise estimation method of the CDS through which we can deduce contributions from each noise source to the output noise, moreover whose simulation time is much shorter than that of a TDS.
I. INTRODUCTION
Infrared technology has been developed in recent decades and achieved a great advance in sensing and detection [1] . Driven by the continuously increasing need of civil and military applications, infrared imaging systems whose most essential part is an infrared focal plane array(IRFPA) are facing severer demands for high resolution and noise performance, which can be improved by readout integrated circuits(ROIC) connected to the pixel array through indium bump or wire bonding [2] .The ROIC is used to condition sampled signals from the pixel array and output them serially. Before an integration process starting, the integrator involved that are most widely used, which is CTIA type, resets to a reference voltage inducing strong low frequency noise(LPN) denoted as reset noise [3] . Besides due to the integrator containing an OP, 1/f noise from the MOSFETs in the OP is unavoidable [4] . Since a sampled signal can be considered as a direct component with regard to a single pixel, the above two LPN will bring biggish distortion.
A CDS is used to deal with LPN, suppressing it by two sampling steps. One is at the reset period and one is after the integration. Many architectures are come up with to implement the operation [5] - [7] , which compete with each other in speed, power dissipation and layout area. Besides reducing LPN, a CDS cuts off the reference voltage in order to output a net integration voltage, except for which the structure of CDS proposed in [5] also has the capability of removing the offset voltage of the OP used in the CDS. Being a typical switchedcapacitor(SC) circuit, a CDS is an analog-digital mixed-signal circuit. Therefore the noise analysis of the CDS should be derived from its transient noise behaviors of each separate clock phase on the theory of stationary random process, individually, which results in different transfer functions in frequency domain(FD).
This paper presents a method of noise analysis for a CDS with offset canceling. The operation principle of the CDS is introduced in Section II where the process of offset canceling is described in detail. Section III gives the noise analysis of the circuit which starts from the transient noise behavior due to noise models in each clock phase. Then based on the theory of stationary random process, power spectrum density(PSD) of output noise is derived. Section IV presents the calculation of noise using the method in section III, indicating the relationship between each component noise and time difference of the two sampling steps of the CDS. Validation is shown in section V by using a timing domain simulation(TDS) generated in HSPICE, which is in good agreement with the method we proposed. The conclusion is provided in Section VI. Fig.1 shows the structure and timing diagram of the CDS [5] . There are two phases in the operation of the CDS, reset sampling denoted as ' 1 ' at 't1' and signal sampling denoted as ' 2 ' at 't2'. When 't1' comes, switches S1, S2 and S4 are turned on, so the reset voltage that is the reference voltage of the integrator ' REF V ' is sampled on capacitor C1, written as: 
II. CIRCUIT STRUCTURE
2 C V represents the voltage across C2. When 't2' comes, S3 is turned on while the other switches remain off. Before the time arriving, the integrator has already finished integration, shown as IN in Fig .1(b V . Based on the law of conservation of charge, the positive input node of the OP ' P V ' is changed to:
The output node OUT V simultaneously turns to: 
The noise model of the CDS is shown in Fig.2 , where X en represents noise source from X, like S1, S2, S3, S4, OP and input node. Due to the two separate operation phases, the noise models at different phases are built, respectively, which cause containing different noise source. oni R is the onresistance of the four switches, which can be neglected compared with the two sampling capacitors, simple computation demonstrating that under the frequency of lower than 20MHz that exceeds the gain-bandwidth(GBW) of the OP a 0.5pF capacitor has more than 15 k resistance that is much more than a typical on-resistance of a switch 2.2 k .
Because of the discontinuity of operations, noise analysis has to be derived from time domain. At the beginning point of reset sampling phase, 't1', the voltage across C1 is written by: en , which is given by:
The voltage will be kept until signal sampling phase comes at 't2', shown in fig .2(b) . Based on the law of conservation of charge, the voltage across C1 remaining unchanged, the voltage of VP node is: (t ) (t ) (t ) P I C n n n (7) Therefore the voltage of output node OUT can be deduced from superposition of noise sources involved, given by: ( ) 2 ( ) ( 
The total equivalent noise power can be obtained by integrating ) ( f S O from dc to infinity frequency as:
A correction should be done for the above result because of finite gain-bandwidth(GBW) of the OP used in the CDS. The operation of the CDS is unity gain to provide the transfer function ) ( f H UG :
The corrected total equivalent noise power of output noise is calculated by:
IV. NOISE CALCULATION
The noise of the OP and the switch is introduced by MOSFETs. With regard to switches, MOSFETs in linear region produce thermal noise similar to resistance, which is given by:
Where oni R represents the on-resistance of the switches, k is the Boltzman constant and T is the absolute temperature. the MOSFETs of the OP are in the saturation region that generates not only thermal noise but also 1/f noise. The whole noise of the OP can be modeled as the reference input noise at the input port of the OP, which can be described by Where e K 1 and e K 2 represent thermal noise factor and 1/f noise factor for the OPs, respectively, assuming the PSD of input noise is two times as the noise source of the OP, for both 1/f and thermal noise part. The calculation of noise adopts the parameters in Table II . At first let us consider the 1/f noise part of the noise source of the OP. Equation (12) indicates that LFN transferred to the output node will be decayed due to import of factor D T . Fig .4 shows the output noise due to the 1/f noise of nOP e . The PSD of the 1/f noise processed by the CDS shows a great attenuation in low frequency with a maximum value at the frequency related to D T . It is obvious from Fig .4(a) that the low frequency noise alongside with the the maximum value of the PSD gets more suppressed if D T becomes smaller. The total noise power, which is the integration of the PSD from dc to a specific frequency that is the horizontal axis is shown in Fig .4(b) , from which it is seen that the noise power becomes very slowly increasing when the frequency that multiplies D T is larger than 5 is reached. T . The GBW of the OP differs in Fig .5(a) and Fig .5(b) , which are 5MHz and 15MHz, respectively. It is shown that the GBW does not affect the 1/f noise but is strongly concerned with thermal noise of the switches expressed in equation (18); the 1/f noise increases with D T increasing as expected and when its reciprocal gets close to the GBW the noise power of 1/f becomes gradually constant.
V. SIMULATION RESULTS
The noise analysis method we proposed in section III and through which we calculated in section IV can be verified by TDS using HSPICE described in Verilog-A code [6] [8] Another key part element widely used in TDS is the switch, whose behaviour model is shown in Fig .6 . When the CLK is low, the switch behaves like a large resistance denoted as off R that approaches infinity in ideal condition, naming open loop. When the CLK is high, the switch behaves like a small resistance which is the on-resistance referred in the above. The behaviour model is constructed using Verilog-A code, which is given in Fig .6(b) . For simplicity we use a single NMOS to explain the behaviour of a switch, while all the switches in the CDS we referred in the paper are implemented by both a NMOS and a PMOS that are combined into a CMOS switch to stabilize the value of on-resistance. Fig .7 shows an example of a S&H with a clock timing ri S , which contains a noise source that is thermal noise, a switch, a sampling capacitor and a unit-gain buffer. The waveform of output node OUT V is given in Fig .7(b) , from which the noise only appears when the clock is high. Fig .7(c) shows the voltage on P V that is the blue curve and OUT V that is the green curve. Because of the finite GBW of the buffer, filtering effect is clearly seen. Randomly sampling a value on node OUT V in each of periods when clock is high is then to evaluate the frequency spectrum as shown in Fig .7(d) . The3dB attenuation is clearly seen with the green curve to fit. Table III shows the comparisons of noise power among three situations, two of which are theoretical calculation results and TDS results of a noise source passing through a RC filter. Another is TDS results of the circuit added with a S&H.
In many cases, the noise factor of 1/f noise is much smaller than that we use in section IV, so with the CDS the 1/f noise would be acceptable to be neglected compared with thermal noise and due to the TDS of 1/f noise costing hours [9] , only thermal noise is applied to verify the method we proposed, which is composed of three parts that are noise from the switches, the OP and the input. Table IV and table V give the comparisons between theoretical results(TR) and Verilog-A results(VAR), where the unit is μV, between the method we proposed and TDS with GBW of the OP 5MHz and 15MHz, respectively. It is shown that the results are in good agreement, demonstrating the validity of the proposed noise analysis method. This paper proposes a noise analysis method for a CDS that has the ability of canceling the offset voltage of the OP used, which starts from the transient noise behavior due to noise models in each clock phase. Then based on the theory of stationary random process, the PSD of the output noise is derived. From the analysis method we can clearly see how LPN is suppressed. At last a time domain simulation is carried out to validate the feasibility of the noise analysis method we proposed, which are in good agreement. The proposed method provides a noise estimation method of the CDS through which we can deduce contributions from each noise source to the output noise, moreover whose simulation time is much shorter than that of a TDS.
